Abstract
Introduction
To calculate tight worst case execution time (WCET) bounds of programs is an important research topic in the real-time computing area since most scheduling algorithms
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Hong-Ik University Mapo-gu, Seoul 12 1-79 1, Korea rhanha@ cs .hongik. ac.kr for real-time systems assume that such bounds are available a priori to base their scheduling decision. For a RISC processor, however, the calculation of a tight WCET bound of a program involves difficulties that come from the very characteristics of RISC processors: pipelined execution and instructionidata caching. Recently there has been much progress in worst case timing analysis for RISC processors [2, 5, 7 , 10, 11, 13, 141.
However, most of the previous studies focused mainly on the timing analysis of pipelined execution and instruction caching, while largely ignoring the data caching effects 12, 5, 10, 13, 141. Even the approaches that do consider the timing effects of data caching have severe restrictions. For example, the technique explained in [ 1 11 requires that the addresses of references from each program construct be fixed. For instruction block' references, such a requirement is satisfied for programming languages that do not have any dynamic control flow structures such as computed gotos. However, in the case of data block references, the requirement does not hold in general. For example, a load/store instruction that is used to implement an array access references many different memory locations. If a load/store instruction references more than one memory location, it is called a dynamic load/store instruction and the extended timing schema approach [ 111 on which this paper is based takes a very conservative approach to such loadktore instructions. The approach assumes that each of the references from a dynamic loadktore instruction misses in the cache and replaces from the cache a memory block that would otherwise lead to a cache hit. This conservative approach results in severe overestimation of the WCET for programs with a large number of dynamic load/store instructions for array and pointer-based references [7] .
This paper proposes two techniques to minimize the WCET overestimation resulting from dynamic loadktore instructions. The first technique uses a global data flow 'A block is the minimum unit of information that can be either present or not present in the cache-main memory hierarchy [6] . We assume without loss of generality that memory references are in the unit of blocks.
analysis technique [ 11 to reduce the number of loadhtore instructions that are misclassified as dynamic load/store instructions. The second technique utilizes a data dependence analysis technique [3] to minimize the WCET overestimation resulting from the two conservative assumptions explained earlier.
This paper is organized as follows. In the next section, we describe the timing schema approach [ 171 and its extensions [7, 111 on which our two proposed techniques are based. Sections 3 and 4 present, in detail, the two techniques. In Section 5, we give the results from our experiments to assess the effectiveness of the proposed techniques. Finally, we conclude this paper in Section 6.
Timing Schema Approach and Its Extensions
A timing schema is a set of formulas for reasoning about the timing behavior of various language constructs [ 171. Table l gives a timing schema for computing WCET boundls of commonly used language constructs. Methods based on this timing schema can derive a WCET bound of a given program by processing the program's syntax tree in a bottomup manner and applying the formulas according to language constructs [16, 171.
The timing schema approach is simple and allows for efficient bottom-up timing analysis of programs. One problem with this approach, however, is that in its purest form it lacks provisions for the case where program constructs have variable execution times depending on factors that are not known when the program constructs are processed in a bottom-up manner. Such a case, for example, arises when the target processor has cache memories. With cache memories, the execution time of a program construct is affected by the cache hitdmisses of memory references (instruction fetches, loads, and stores) made by the program construct and these cache hitdmisses, in turn, are affected by memory references made by other program constructs.
The extended timing schema approach [ l l ] is proposed to rectify the problem above. In this approach, the WCET bound in the original timing schema approach is replaced with what is called the worst case timing abstraction (WCTA) [ 111. In general, a program construct nnay have more than one execution path as in the case of am if statement and the WCETs of these execution paths nnay differ significantly depending on other program constructs. Thus, the worst case execution path of a program construct may not always be determined by simply analyzing the program construct independently of other program constructs. For this reason, the WCTA of a program construct contains timing information of every execution path in the program construct that might be the worst case execution path of the program construct.
The WCTA of a program construct contains, for each execution path in the program construct, what is called the path abstraction (PA) of the execution path. The PA of an execution path encodes the factors that affect the (worst case) execution time of the execution path but are not known when the execution path is processed in a bottom-up manner. For example, when the target processor has cache memory, such factors include the first reference to each cache block assuming a direct mapped cache [ 1 11. The hitdmisses of these references significantly affect the execution time of the execution path but they cannoi be determined when the execution path is processed. For this reason, the PA includes two components called f i r s t -r e f e r e n c e and l a s t -r e f e r e n c e . The f i r s t -r e f e r e n c e component encodes the first reference ito each cache block from the associated execution path. Determination of the hitdmisses of references in f i r s t -ref er ertce requires the information about the cache contents at the entry of the execution path. Such cache contents are determined by the last reference to each cache block from the preceding execution path. For this reason, each PA has this last reference information encoded in l a s t -r e f ierence. In addition to the f i r s t -r e f e r e n c e and l a s t -r e f e r e n c e components, each PA has t,,,, which is the WCET bound of the execution path. Initially, its value is computed by assuming that all the memory references in f i r s t -r e f e r e n c e are cache misses but is later revised as the program syntax tree is processed.
This extended timing information leads to timing formulas that are different from those of the original timing schema in that @ (concatenation) iind prune operations on PAS are newly defined to replace the + and max operations on the WCET bounds in the original timing schema. The @ operation between two PAS rnotlels the execution of one path followed by that of another path and yields the PA of the combined path. During this (operation, the hitdmisses of the memory references in the succeeding execution path's f i r s t -r e f erence can bedelerminedfrom thepreceding execution path's l a s t-ref erence. The additional cache hits determined in this way are reflected in the tmaz of the combined path, thus tightening tlhe previously overestimated WCET bound.
The prune operation, whiclh is the counterpart of the max operation of the original timing schema, is performed on the set of PAS of a program construct and prunes the PAS whose associated execution paths cannot be the worst case execution path of the program construct. In other words, a PA of a program construct cain be pruned if its WCET is always smaller than the WCET of another PA in the same program construct regardless of what the surrounding program constructs are. Table 2 shows the timing formulas of the extended timing schema. The timing formula for S: SI; S2 first enumerates all the possible execution paths within S I ; S2. 
T ( S )
where N is a loop bound.
Formulas for computing WCTAs J W ( S 2 ) are the WCTAs of S, SI, and Sz, respectively Table 2 . Formulas for computing WCTAs of various language constructs in the extended timing schema approach operation after the enumeration (although it is not shown in the formula) prunes a subset of the resulting PAS whose associated execution paths cannot be the worst case execution path of S. Similarly, the timing formula for an if statement enumerates all the execution paths in both the then path and the else path. As previously, the execution paths that cannot be the worst case execution path of the if statement are pruned.
The timing formula for a loop statement with a loop bound N models the unrolling of the loop N times. This approach is exact but is computationally intractable for large N . In [ 1 11, Lim et al. give an efficient approximate loop timing analysis method using a maximum cycle mean algorithm due to Karp [9] . This approximate analysis method has an O( pi3) time complexity where P is the set of the execution paths in the loop body that might be the worst case execution path of the loop body (i.e., the set of the execution paths in W ( e z p ) @ W(S1) that survive the pruning).
Function calls are processed like sequential statements. The WCTAs of functions are calculated in reverse topological order in the call graph2 so that the WCTAs of callees are available when the caller is processed. 
Data caching analysis within the extended timing schema approach:
To compute f i r s t -r e f erence and l a s t -r e f erence for datacaching analysispurposes, we need to know the reference address of each loadhtore instruction in program constructs. For this purpose, in the extended timing schema approach loadktore instructions are categorized into the following two classes depending on whether their reference addresses are fixed or variable: static loadlstore instructions and dynamic loadhtore instructions. A loadktore instruction is categorized as a static loadktore instruction if its reference address does not change. Otherwise it is categorized as a dynamic loadktore instruction. For dynamic loadhtore instructions, the extended timing schema approach takes a very conservative approach; it assumes two cache miss penalties for each reference from dynamic loadhtore instructions and completely ignores them in the calculation of f i r s t -r e f erence and l a s t -r e f e r e n c e . One cache miss penalty is because the reference may miss in the cache. The other cache miss penalty is because the reference may replace a cache block that would contribute a cache hit in the data caching analysis without such references. Although this approach is simple, it suffers from severe overestimation of the WCET especially when there are a large number of dynamic loadhtore instructions in the program.
Most RISC processors, for which the extended tim-ing schema approach is targeted, are loadlstore architectures and they provide a very limited set of addressing modes for loadlstore instructions. Often, the bas e-regi s t er +di sp 1 ac ement addressing mode is the only addressing mode provided as in the case of MIPS R3000 [8] . In this addressing mode, the address of an operand in memory is specified by the sum of the base register's value and the displacement.
In MIPS R3000, a static load/store instruction has either gp (global pointer) register or sp (stack pointer) register as its base register. The gp register is used to access gllobal data and its value does not change throughout the program execution. The sp register is used to access local data and its value does not change within a function. A dynamic loadhtore instruction has a base register other than gp or sp register and is used to implement array and pointer-based references.
The two techniques proposed in this paper aim at minimizing the WCET overestimation resulting from dynamic loadlstore instructions. The first technique tries to reduce the number of load/store instructions that are misclassified as dynamic loadlstore instructions. Such a misclassification, for example, occurs when a loadktore instruction has a base register other than gp or sp but the value of the base register can be expressed by gp+constant or sp+constant. The technique uses a data flow analysis technique called the use-def(ine) analysis [ 11 to derive expressions for base registers that use only gp or sp. The second technique, on the other hand, tries to reduce the WCET overestimation resulting from the two conservative assumptions about dynamic loadktore instructions explained earlier. The next two sections detail the two techniques.
Accurate Classification of Load/Store Instructions
This section describes a technique that tries to minimize the loadhtore instructions that are misclassified as dynamic loadktore instructions. As an example of such misclassification, consider the following MIPS R3000 assembly code fragment.
. . . . . .
In the extended timing schema approach, the load instruc- in the load instruction. Since the ,add instruction is the only reaching definition for $15 in this example, the load instruction lw $ 2 4 , 0 ( $15 ) can be symbolically replaced with lw $ 2 4,16 ( $ sp and, afterwards, it can be regarded as a static loadktore instruction. In general, there may be more than one definition for a use and the procedure for finding the set of reaching definitions for a use can be explained as follows using data flow analysis terminology. Deriving a resolvable symbolic expression for the base register of a load/store instruction can be complicated when a defining instruction for the base register, in turn, uses registers other than gp or sp. For such a case, the definitions of the intermediate registers should be resolved and this process is repeated in the depth first search tree order until one of the following three conditions holds.
1. A defining instruction is other than simple arithmetic/logical instructions.
2. The tree forms a cycle.
3. All the leaf definitions have resolvable symbolic expressions.
The main source of the first case is when the defining instruction is a load instruction as in the case of pointer-based references. On the other hand, the second case corresponds to the case of array references. For these two cases, the base register is marked as unresolvable. shows an example of the above process for the example given in Figure 1-(a) . In the example, the node at the root, $15 in this case, contains the base register for which a resolvable symbolic expression is to be derived. In Figure 1 -(b), we can note that both of the two definitions reaching the use of $ I5 in lw $2 5 , 12 ( $15 ) have an identical resolvable symbolic expression, $sp+48 in this case. Thus the Iw $25, 12 ( $15 ) instruction is symbolically replaced with lw $2 5 , 6 0 ( $ s p ) and afterwards it is regarded as a static loadhtore instruction.
Minimizing the WCET Overestimation Due to Dynamic Loadstore Instructions
In Section 2, we explained that the extended timing schema approach suffers from WCET overestimation due to dynamic load/store instructions. This section explains a technique for minimizing such overestimation. Before explaining the technique, let us consider, as an example of WCET overestimation, the C code fragment given in Figure 2-(a) . In the example, we assume the following: 
The data cache is direct-mapped with eight cache blocks and its block size is equal to the size of an integer variable,
The extended timing schema approach assumes two cache miss penalties for each of the references generated by two array accesses a [ i ] [ j ] and a [ i c l ] [ j I within the loop nest since these array accesses are implemented by dynamic loadktore instructions and these references are completely ignored in the calculation of f i r s t -r e f e r e n c e and l a s t -r e f e r e n c e of the statements (cf. Figure 3) .
To compute the number of overestimated cache miss penalties, consider the actual execution shown in Figure 4 , which gives the hit/miss of every data reference from the program fragment. The overestimation due to the array accesses can be computed from this hidmiss information. On one extreme, the reference to a [ 0 I [ 0 1 by S2 does not suffer from any overestimation since the reference is a cache miss as predicted and, again as predicted, replaces from the cache a memory block that would otherwise lead to a cache hit (in this case M ( 2 ) Table 3 . A total of eight cache miss penalties are unnecessarily assumed due to the references from the two dynamic loadhtore instructions implementing the two array accesses.
Table 3. Overestimation due to array accesses
Our technique for minimizing WCET overestimation due to dynamic load/store instructions is applied to each loop nest that is defined by an outermost loop in functions and proceeds as follows:
We identify the set of memory locations referenced by each dynamic load/store instruction in the loop nest.
We compute the union of the sets of memory locations referenced by the dynamic loadktore instructions in the loop nest.
We invalidate in l a s t -r e f e r e n c e of the loop nest the set of cache blocks corresponding to the above union.
We derive a lower bound on the number of cache hits generated by dynamic load/store instructions in the loop nest and use this lower bound to tighten the WCET bound of the loop nest.
By invalidatingin l a s t -r e f e r e n c e thecache blocks that are accessed by dynamic load/store instructions in Step 3, we no longer need to assume the one cache miss penalty that arises from the conservative assumption that a reference from a dynamic load/store instruction may replace a useful cache block; we just assume only one cache miss penalty for each reference from a dynamic load/store instruction.
The derivation of a lower bound on the number of cache hits in Step 4 is based on the pigeonhole principle, which is used by mathematicians to refer to the following simple observation [12] . If we put n objects into m boxes (pigeonholes), and if n > m, then some boxes inevitably have more than one object in them. In our analysis, the pigeonhole principle says that if two dynamic loadktore instructions generate n1 and n2 references, respectively and they totally reference less than 7~3 distinct locations, then at least nl + 712 -n g references from the two dynamic loadktore instructions are cache hits.
In our example in Figure 2 , both n1 and 722 are 4, which is derived from the loop bounds of the two loops in the loop nest. 123 is 6 since the distinct locations referenced by the two array accesses are a [ 
gives a lower bound of 2 (= 4 + 4 -6) on the number of cache hits generated by the two array accesses. The WCET bound of the loop nest can be tightened by using this lower bound on cache hits.
To systematically derive a lower bound on the number of cache hits in this way, we should perform the following two tasks:
1. The region of references by each dynamic loadhtore instruction within a loop nest should be determined.
2. An upper bound on the number of distinct memory locations referenced by the set of dynamic load/store instructions in the loop nest should be derived.
The next two subsections detail the two tasks.
Specifying Reference Regions
This subsection explains how to derive the reference region of a dynamic load/store instruction. In general, a reference region is a multiset since duplicate reference addresses can be generated by a dynamic load/store instruction. Figure 5 shows the MIPS R3000 assembly code fragment corresponding to the C code fragment in Figure 2 In the above, the ranges of registers $13 and $12 are obtained from the loop bounds of the two loops in the loop nest.
In this paper, we restrict ourselves to reference regions that can be specified in the following form:
where I1 , . . . , I, are the registers for loop index variables and a,, 1 I i 5 m, and c are constants. If a reference region cannot be specified in the above form, we conservatively assume two cache miss penalties for each reference from the associated loadktore instruction. 
Deriving a Lower Bound on Cache Hits
Once all the reference regions within a loop nest are determined, we can derive a lower bound on the number of cache hits generated by the reference regions. In our example, a lower bound on the number of cache hits generated by two reference regions RI and R2 can be derived as follows:
where n*(R) is the number of elements in R (with duplication allowed), n ( R ) the number of distinct elements in R, and s ( R ) the number of repeated elements in R. s ( R ) can be computed by the following equation:
where C k is the set of the index variables of the loops nesting the corresponding loadlstore instruction of the reference region R, C i the set of the index variables that appear in the reference region expression, and 1 oop-bound1 the loop bound of the loop that has 1 as its index variable. In our example, s(R1) = s ( R~) 0 since in both of the two reference regions RI and R2 all the index variables appear in the two reference region expressions. n(R1 n R2) is given by This equation can be solved using the generalized GCD test [3] . The test gives the following solution space represented by integer parameters, t=(tl ,t2,t3).
We use the Fourier elimination method [3] to compute the cardinality of the solution space t satisfying both (4) and (6).
This gives n(R1 n Rz), which is 2 in our example. This, in turn, gives M i n H i t = 2 (= 0 + 0 + 2 ) and this value is used to tighten the WCET bound olf the loop nest. In the case where they do conflict in the cache, we partition the reference regions and disregard from the calculation of M t n H t t the subregions that conflict in the cache. In the case where the references from a static loadktore instruction conflict with reference regions within the same loop nest, we assume two cache miss penalties for each reference of the static loadktore instruction and process the reference regions as previously.
Overall Framework
To summarize, the processing of a loop nest within the proposed framework proceeds as follows:
Step 1. Markinvalid in last-reference the cache blocks corresponding to the union of the reference regions in the loop nest.
Step 2. Compute the M i n H i t for the loop nest and use it to tighten the WCET bound of the loop nest.
To illustrate the above procedure, we consider again the example in Figure 2 . Figure 6 shows Step 1 of the procedure. We explicitly invalidate cache blocks in the loop nest's l a s t -r e f erence that correspond to the union of two reference regions. For each of the eight array references from the two reference regions in the loop nest, we assume only one cache miss penalty in this revised procedure as compared to two cache miss penalties in the previous approach as shown in Figure 3 . Using this method, we can eliminate 6 overestimated cache misses. However, we still have in the resultant WCET bound of the loop nest two overestimated cache misses which come from the fact that we have ignored cache hits due to repeated references from the two dynamic loadhtore instructions to the same memory locations, i.e., We assume two cache miss penalties for each pointerbased dynamic reference.
We assume two cache miss penalties for each reference from a static loadlstore instruction that conflicts in the cache with one or more reference regions in the loop nest.
Experimental Results
To assess the effectiveness of the proposed techniques, we compare the WCET bounds of several benchmark programs predicted with and without applying the techniques using the timing tool explained in [ 1 I]. The target machine of the timing tool is an IDT7RS383 board. The target machine's CPU is a 20 MHz R3000 processor [8] which is typical of a RISC processor. The machine has instruction and data caches of 16 Kbytes each. Both caches are direct-mapped and have block sizes of 4 bytes. The cache miss service times of both the instruction and data caches are 4 cycles.
Five simple benchmark programs were used: Arrsum, Fib, Isort, MM, and Sqrt. Arrsum calculates the total sum of 10 integer array elements. Fib computes the 30th element of the Fibonacci sequence. Isort sorts 10 integer array elements using the insertion sort algorithm. MM multiplies two 5 x 5 integer matrices. Sqrt performs the square root computation on an integer number. considers data caching effects in addition to the effects of pipelined execution and instruction caching but without applying the techniques explained in this paper. As we mentioned earlier, in this prediction, the timing tool assumes two cache miss penalties for each data reference generated from a dynamic load/store instruction. Finally, P r e d y i I + , uses the proposed techniques while performing data caching analysis. For all the three predictions, the timing effects of pipelined execution and instruction caching are analyzed by the same analysis technique explained in [ 1 11.
One interesting point from the results is that Pred P+I+D (which considers all the aspects of the target machine including the data caching effects) yields looser WCET predictions than Predp+I (which treats all data references as cache misses) for Arrsum, Isort, and MM. This rather anomalous result indicates the adverse impacts of dynamic load/store instructions. The three benchmark programs have a large number of data references from dynamic load/store instructions due to a large number of array references and the timing tool assumes two cache miss penalties for such data references in the case of Predy+;r&. On the other hand, in the case of Predp+I, the timing tool assumes only one no o p t cache miss penalty for such data references by treating all the data references as cache misses including those from static load/store instructions. 'Therefore, when data references from dynamic load/store instructions are more than half of the total data references, Predy+;z> yields a looser prediction than Predp+I. Such a condition holds for the three benchmark programs and, thus, Predy+& yields looser predictions than Predp+ I . This rather anomalous behavior is cured by applying the proposed techniques. The boldfaced results in Table 4 for the three benchmark programs that previously exhibited the anomalous behavior now show significant improvements. Most of the improvements come from by applying the second technique since the three benchmark programs suffer from WCET overestimation in PrednpO+$, resulting from a large number of data references from dynamic loadktore instructions.
The Fib and Sqrt benchmark programs do not contain any dynamic load/store instructions and all the data references from static loadktore instructions are predicted to miss in the cache both in Predy+;f>, and PredF:I+D. Thus there is no difference among Predp+I, PrednpO+yfk and Pred>';,+, .
For all the benchmark programs except for Zsort, Pred>!,+, gives a very tight WCET bound as compared with the measured execution time. The WCET overestimation in the Isort benchmark is caused by execution paths that are infeasible in a real execution but considered in the WCET prediction [15] , which, we think, is an issue orthogonal to the proposed techniques.
Conclusions
This paper has proposed two techniques for worst case timing analysis of data caching. Our particular focus was on dynamic load/store instructions for which most current timing analysis techniques take very conservative approaches. The first technique aims at reducing the number of loadhtore instructions that are misclassified as dynamic load/store instructions. For this purpose, we make use of a global data flow analysis technique. The second technique tries to minimize WCET overestimation resulting from dynamic loadktore instructions. The purposes of the second technique are twofold. First, it reduces WCET overestimation arising from the conservative assumption about dynamic loadktore instructions that each reference from them may replace a useful cache block (i.e., a cache block that would otherwise lead to a cache hit). The reduction of WCET overestimation was made possible by invalidating in last-reference of the containing loop nest the cache blocks referenced by dynamic load/store instructions. Second, the technique derives a lower bound on the number of cache hits generated by dynamic loadstore instructions and uses this lower bound to tighten the WCET bound.
Results from a preliminary evaluation study have shown that the two techniques significantly improve the tightness of WCET bounds. The improvement was most noticeable for programs that make heavy use of arrays, which are a main source of dynamic loadktore instructions.
The current derivation of a lower bound on the number of cache hits due to dynamic load/store instructions is restricted to cache hits that are made within individual loop nests. One direction for future research is to derive a similar bound on the number of cache hits that are made across loop nests. This requires data dependence analysis between reference regions that belong to different loop nests. Furthermore, to determine the number of cache hits across two reference regions belonging to two different loop nests, we have to consider the set of memory references that come between the two reference regions. Another future research direction is to extend the second technique to handle the case where the cache block size is larger than one word. Many computer systems today use large cache block sizes to exploit spatial locality in programs and we expect that the above extension will enhance the applicability of the technique.
